

# Improved Subthreshold Swing and Gate-Bias Stressing Stability of p-Type Cu<sub>2</sub>O Thin-Film Transistors Using a HfO<sub>2</sub> High-*k* Gate Dielectric Grown on a SiO<sub>2</sub>/Si Substrate by Pulsed Laser Ablation

Xiao Zou, Guojia Fang, Jiawei Wan, Xun He, Haoning Wang, Nishuang Liu, Hao Long, and Xingzhong Zhao

**Abstract**—p-Type Cu<sub>2</sub>O thin films and HfO<sub>2</sub> high-*k* gate dielectrics are deposited by pulsed laser ablation. p-Type Cu<sub>2</sub>O metal–oxide–semiconductor capacitors and thin-film transistors (TFTs) are then fabricated and investigated. Experimental results show that a HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric can effectively improve interface properties and decrease gate-leakage current when compared with a SiO<sub>2</sub> gate dielectric. Thus, increased mobility, a decreased subthreshold swing, and enhanced gate-bias-voltage stressing stability have been achieved for the relevant Cu<sub>2</sub>O TFTs. Bottom-gate and top-source/drain-contact p-channel Cu<sub>2</sub>O TFTs ( $W/L = 500/20 \mu\text{m}$ ) with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric exhibit superior performance with a saturation-carrier-mobility value of  $2.7 \text{ cm}^2/\text{V} \cdot \text{s}$ , an ON–OFF current ratio of  $1.5 \times 10^6$ , a subthreshold swing of 137 mV/dec, and a threshold-voltage shift of 1.4 V after gate-bias stress at 10 V for 3600 s.

**Index Terms**—Cu<sub>2</sub>O, HfO<sub>2</sub>, stressing stability, subthreshold swing, thin-film transistors (TFTs).

## I. INTRODUCTION

TRANSPARENT conducting oxides (TCOs) have attracted wide interest in electronic and optoelectronic devices.

Manuscript received June 28, 2010; revised October 1, 2010, December 8, 2010, and March 12, 2011; accepted April 2, 2011. Date of publication May 2, 2011; date of current version June 22, 2011. This work was supported in part by the 973 Program of China under Grant 2011CB933300, by the National High Technology Research and Development Program of China under Grant 2009AA03Z219, by the National Natural Science Foundation of China under Grant 11074194, by the China Postdoctoral Science Foundation under Grant 20090451064, by the China Postdoctoral Science Foundation Special Assistance under Grant 201003492, by the Youth Foundation of Hubei Provincial Department of Education under Grant Q20104502, and by the Research Program of Wuhan Science and Technology Bureau under Project 201051099415-03. The review of this paper was arranged by Editor S. Deleonibus.

X. Zou is with the Key Laboratory of Artificial Micro- and Nano-Structures of the Ministry of Education, Department of Electronic Science and Technology, School of Physics and Technology, Wuhan University, Wuhan 430072, China, and also with the Department of Electromachine Engineering, Jiangnan University, Wuhan 430056, China.

G. Fang, J. Wan, H. Wang, N. Liu, H. Long, and X. Zhao are with the Key Laboratory of Artificial Micro- and Nano-structures of the Ministry of Education, Department of Electronic Science and Technology, School of Physics and Technology, Wuhan University, Wuhan 430072, China (e-mail: gjfang@whu.edu.cn).

X. He is with the Department of Computer Science and Mathematics, Millsaps College, Jackson, MS 39210 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2142313

Most of the TCOs are n-type semiconductors such as ZnO, In<sub>2</sub>O<sub>3</sub>, and InGaZnO. It has been proven to be very difficult to develop reproducible methods for the p-type doping of these materials. However, p-type TCO materials are also required because the fabrication of complementary metal–oxide–semiconductor (MOS) integrated circuits needs both n-type and p-type transistors [1]. Copper oxides including cuprous oxide (Cu<sub>2</sub>O) and cupric oxide (CuO) have a native p-type property owing to the presence of Cu vacancies, which introduce an acceptor level [2]. In particular, Cu<sub>2</sub>O has the potential as a channel material for high-speed and low-power thin-film transistors (TFTs) because of its high carrier mobility for large drive current and its appropriate bandgap (i.e., 2.0–2.6 eV) for supply-voltage scaling [3], [4]. However, Cu<sub>2</sub>O-based transistors have been reported with unsatisfactory performance up to now. Matsuzaki *et al.* [5] investigated a Cu<sub>2</sub>O TFT with 150-nm Al<sub>2</sub>O<sub>x</sub> gate dielectric, but its field-effect mobility and its ON–OFF current ratio were  $\sim 0.26 \text{ cm}^2/\text{V} \cdot \text{s}$  and  $\sim 6$ , respectively. Fortunato *et al.* [1] reported p-type Cu<sub>2</sub>O TFTs fabricated at room temperature, using 220-nm ATO (i.e., the superlattice of Al<sub>2</sub>O<sub>3</sub> and TiO<sub>2</sub>) as a gate dielectric; a field-effect mobility value of  $1.2 \times 10^{-3} \text{ cm}^2/\text{V} \cdot \text{s}$  and an ON–OFF current ratio of  $2 \times 10^2$  were achieved. The device performance of the TFTs aforementioned was limited probably due to their gate dielectric, which provided insufficient gate-capacitance density and an imperfect channel/gate-dielectric interface. We fabricated a polycrystalline-Cu<sub>x</sub>O (including Cu<sub>2</sub>O and CuO) MOS capacitor with a 12-nm HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric [6] and obtained a slightly high interface-state density of  $\sim 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , which resulted from the scatterings of both the ionized defect and the grain boundary. We also obtained a saturation mobility value of  $4.3 \text{ cm}^2/\text{V} \cdot \text{s}$  and an ON–OFF current ratio of  $3 \times 10^6$  for pure polycrystalline-Cu<sub>2</sub>O TFTs with a thin HfON high-*k* gate dielectric [7]. Nevertheless, a lack of saturation of the  $I$ – $V$  characteristics attributed to large gate leakage is a main obstacle to the practical use of such a device. This paper reports the fabrication and the characterization of MOS capacitors and TFTs based on p-type Cu<sub>2</sub>O thin films deposited by pulsed laser ablation. The HfO<sub>2</sub>/SiO<sub>2</sub> stack is used as a gate dielectric to reduce the gate-leakage current [8], [9]. The Cu<sub>2</sub>O MOS capacitor with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric

shows a high gate-capacitance density of  $\sim 140$  pF/cm<sup>2</sup> and a low interface-state density of  $6.7 \times 10^{11}$  eV<sup>-1</sup>cm<sup>-2</sup>. The bottom-gate Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT exhibits a high saturation mobility value of 2.7 cm<sup>2</sup>/V · s and a small subthreshold swing of 137 mV/dec due to its improved interface properties and its reduced gate-leakage current. The gate-bias-voltage stressing is also performed to inspect the stability of Cu<sub>2</sub>O TFTs. The threshold-voltage shift after stressing the Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT is lower than that of the Cu<sub>2</sub>O/SiO<sub>2</sub> TFT after stress, indicating that the trap states located at the channel/gate-dielectric interface are effectively suppressed by the application of HfO<sub>2</sub> dielectric film.

## II. EXPERIMENTAL DETAILS

SiO<sub>2</sub> was first thermally grown on p<sup>+</sup>-silicon wafers followed by a standard RCA cleaning process. To investigate the properties of the gate-dielectric/channel interface, Cu<sub>2</sub>O MOS capacitors with a HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric were fabricated. HfO<sub>2</sub> with a nominal thickness of 100 nm was deposited on a SiO<sub>2</sub> (10 nm)/Si substrate in pure O<sub>2</sub> by sputtering a HfO<sub>2</sub> target (4N) in a pulsed-laser-deposition (PLD) system at room temperature. PLD is widely used to prepare high-quality metal-oxide thin films because the films deposited usually have homogeneous stoichiometry and a smooth surface. Prior to deposition, the chamber was pumped down to a base pressure below  $1 \times 10^{-4}$  Pa. A KrF excimer laser was used as the laser source with the following parameters: a wavelength of 248 nm, a pulse duration of 20 ns, a pulse frequency of 7 Hz, a laser power density of 2 mJ · cm<sup>-2</sup> at the target surface, and a beam incident angle of 45°. Subsequently, a Cu<sub>2</sub>O film with a nominal thickness of 300 nm was *in situ* deposited on HfO<sub>2</sub> at a substrate temperature of 500 °C [7] with a Cu metal target (4N) and an oxygen partial pressure of 0.6 Pa. Then, Pt was deposited on Cu<sub>2</sub>O to ensure the ohmic contact for the electrical-characteristic measurement. Finally, Al was thermally evaporated and patterned as a gate-contact electrode on the back of p<sup>+</sup> Si, followed by forming-gas annealing at 300 °C for 20 min. The Cu<sub>2</sub>O MOS capacitors with a HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric were prepared to measure the capacitance-voltage (*C-V*) characteristics and gate-leakage current, where the gate-bias voltage was applied to the Al-contact electrode, and the Pt electrode was grounded. For the preparation of TFTs, 100-nm HfO<sub>2</sub> was deposited on the SiO<sub>2</sub> (10 nm)/Si substrate, and the channel film of 40-nm Cu<sub>2</sub>O was grown on HfO<sub>2</sub>. Then, 100-nm Pt source/drain (S/D) electrodes were deposited on the Cu<sub>2</sub>O film by conventional photolithography and by a liftoff process to achieve a channel width/length of 500/20 μm. As a result, bottom-gate top-contact Cu<sub>2</sub>O TFTs were achieved. The Cu<sub>2</sub>O MOS capacitors and TFTs with a 110-nm SiO<sub>2</sub> gate dielectric were also fabricated to compare their performance with those having a HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric.

The deposition rate as well as the typical film thickness was monitored by a quartz-crystal thickness monitor (TM-400, Maxtek, U.S.), whereas the gate-dielectric film thickness was checked by a VASE series multiwavelength ellipsometer. The surface morphology of the gate-dielectric film was observed by




Fig. 1. Typical HF *C-V* curves for Cu<sub>2</sub>O MOS capacitors swept in both directions at a frequency of 1 MHz. The inset (left) is the schematic diagram of the MOS capacitor. The inset (right) is the hysteresis, the interface-state density, and the equivalent oxide charge density extracted from the HF *C-V* curve.

an atomic force microscope (AFM) (SPM-9500J3, Shimadzu, Japan). High-frequency (HF, 1-MHz) *C-V* characteristics were measured at room temperature using an HP4294A precision inductance-capacitance-resistance meter. Gate-leakage current for MOS capacitors and electrical properties for TFTs were measured by a Keithley 4200 precision semiconductor parameter analyzer. The average values of electrical parameters were calculated from the measured values of 16 devices, with four devices per wafer. All the electrical measurements were carried out under a light-tight and electrically shielded condition.

## III. RESULTS AND DISCUSSION

Fig. 1 depicts the typical HF *C-V* curves for the MOS capacitors. The schematic diagram of the MOS capacitor is shown in the inset (left) in Fig. 1. The accumulation capacitance (i.e., the gate-dielectric capacitance density  $C_{ox}$ ) of the SiO<sub>2</sub> gate-dielectric capacitor is lower than that of the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate-dielectric capacitor, which is attributed to the high permittivity of the HfO<sub>2</sub>/SiO<sub>2</sub> dual-layer dielectric film. The electrical parameters of the MOS capacitor, such as hysteresis voltage, the equivalent oxide charge density  $Q_{ox}$  calculated by  $-C_{ox} \times (V_{fb} - \varphi_{ms})/q$  [10], and the interface-state density  $D_{it}$  near the midgap estimated from the HF *C-V* curve by the Terman method [11] for comparison purposes are all shown in the inset (right) in Fig. 1. The hysteresis voltage of the MOS capacitor with the SiO<sub>2</sub> gate dielectric is 240 mV, which is larger than that of the capacitor with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric (110 mV), indicating more charge trapping at the Cu<sub>2</sub>O/SiO<sub>2</sub> interface. The  $D_{it}$  of the Cu<sub>2</sub>O MOS capacitor with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric is about  $6.7 \times 10^{11}$  eV<sup>-1</sup>cm<sup>-2</sup> and is lower than that of the MOS capacitor with the SiO<sub>2</sub> gate dielectric. Furthermore, the  $D_{it}$  of the Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> MOS capacitor is also lower than that of the mixed Cu<sub>x</sub>O (Cu<sub>2</sub>O plus CuO)/HfO<sub>2</sub>/SiO<sub>2</sub> capacitor ( $\sim 10^{12}$  eV<sup>-1</sup> cm<sup>-2</sup>) reported in [6], indicating that the stoichiometry of the channel film has significant effects on the interface properties.

The transfer characteristics ( $I_{DS}$  versus  $V_{GS}$  at  $V_{DS} = 4$  V) and the gate-leakage current of the Cu<sub>2</sub>O TFTs with




Fig. 2. Transfer characteristics of Cu<sub>2</sub>O TFTs ( $W/L = 500 \mu\text{m}/20 \mu\text{m}$ ) with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric and the SiO<sub>2</sub> gate dielectric, respectively.  $V_{GS}$  was swept from 5 to  $-5$  V, at  $V_{DS} = 4$  V and a gate-leakage current of Cu<sub>2</sub>O TFTs.  $V_{GS}$  was swept from 5 to  $-5$  V, at  $V_{DS} = 0$  V.

$W/L = 500 \mu\text{m}/20 \mu\text{m}$  are shown in Fig. 2. All TFTs show a p-channel transistor behavior. The Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT exhibits enhancement-mode characteristics with completely turned-off current at  $V_{GS} = 0$  V. The Cu<sub>2</sub>O/SiO<sub>2</sub> TFT operates in depletion mode due to a high drain/source current of 140 nA at  $V_{GS} = 0$  V, which is unfavorable for low-power circuits. For the Cu<sub>2</sub>O TFT with a HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric, the drain current is about  $6 \times 10^{-6}$  A at a gate voltage of  $-5$  V and a drain voltage of  $+4$  V in the ON state, whereas it is  $\sim 4 \times 10^{-12}$  A in the OFF state, corresponding to an ON-OFF current ratio of  $1.5 \times 10^6$ . The saturation mobility  $\mu_{\text{sat}}$  is extracted from a linear fitting to the  $(I_{DS})^{1/2} - V_{GS}$  curve, which is based on the following:

$$I_{DS} = (\mu_{\text{sat}} C_{\text{ox}} W/2L)(V_{GS} - V_{\text{TH}})^2$$

where  $V_{\text{TH}}$  is the threshold voltage estimated by the intercept of the extrapolated curve with the voltage axis. The Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT exhibits a peak mobility value of  $2.7 \text{ cm}^2/\text{V} \cdot \text{s}$ , whereas the Cu<sub>2</sub>O/SiO<sub>2</sub> TFT has a  $\mu_{\text{sat}}$  value of  $0.43 \text{ cm}^2/\text{V} \cdot \text{s}$ . This should be mainly attributed to an enhanced hole scattering arising from more interface states and larger oxide leakage and from the small gate capacitance of the SiO<sub>2</sub> gate dielectric. The subthreshold slope  $S$  is estimated by the  $[\partial(\log I_{DS}) - \partial V_{GS}]^{-1}$  curve. The Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT shows an  $S$  value of 137 mV/dec, whereas the  $S$  value of Cu<sub>2</sub>O/SiO<sub>2</sub> TFT degrades to 315 mV/dec, owing to a high trap-state density at the Cu<sub>2</sub>O/SiO<sub>2</sub> interface, which is in agreement with the results of the MOS capacitors aforementioned. The  $S$  value of the Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT is smaller than that of the Cu<sub>2</sub>O TFT with the HfON gate dielectric (0.18 V/dec) reported in [7], but it does not demonstrate that the Cu<sub>2</sub>O/HfO<sub>2</sub> interface is superior to the Cu<sub>2</sub>O/HfON interface. Gate leakage should be a potential origin for the deteriorated subthreshold swing of the Cu<sub>2</sub>O TFT with the HfON gate dielectric, and the underlying mechanisms need to be further explored. The gate-leakage property as a function of  $V_{GS}$  is measured at  $V_{DS} = 0$  V and is shown in Fig. 2. For the TFT with the SiO<sub>2</sub> gate dielectric, the maximum OFF-state current is less than  $8 \times 10^{-12}$  A, and




Fig. 3. Output characteristics of Cu<sub>2</sub>O TFTs ( $W/L = 500 \mu\text{m}/20 \mu\text{m}$ ) with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked gate dielectric and the SiO<sub>2</sub> gate dielectric, respectively.  $V_{DS}$  was swept from 0 to 4 V at  $V_{GS} = -5, -3, -1, \text{ and } 0$  V.

it mainly comes from the gate-leakage current. In the ON state, the gate-leakage current contributes less than 0.1% of the drain current at the same gate-bias voltage. However, for the TFT with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric, the gate leakage is less than the OFF-state current (about one order of magnitude). The gate-leakage current in the ON state is lower by four orders of magnitude than the drain current, which indicates that the impact of gate leakage on the electrical characteristics of the TFT with the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric can be ignored. The gate leakage is slightly high for the TFTs due to the application of a common gate. If the gate electrode is patterned as a small area, then the gate leakage should be drastically reduced. We have measured the surface roughness of SiO<sub>2</sub> and HfO<sub>2</sub> grown on the Si substrate by AFM as 1.54 and 3.37 nm, respectively, but the SiO<sub>2</sub> sample has a higher gate leakage. Therefore, the low gate-leakage current is not dominantly determined by the small surface roughness of the gate dielectric. The reduced gate-leakage current of the HfO<sub>2</sub>/SiO<sub>2</sub>-stacked dielectric should be ascribed to the improved interface quality (low interface-state density and/or trap density) and superior bulk insulating property of the HfO<sub>2</sub> thin film.

The output characteristics (i.e., the drain current  $I_{DS}$  versus the D/S voltage  $V_{DS}$  at the constant gate/source voltage  $V_{GS}$ ) of the Cu<sub>2</sub>O TFTs are shown in Fig. 3. The Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT shows larger  $I_{DS}$  than the Cu<sub>2</sub>O/SiO<sub>2</sub> TFT, which should be attributed to the larger gate-dielectric capacitance and higher saturation mobility. Drain-current saturation can be observed at high D/S voltage for the Cu<sub>2</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub> TFT, indicating that the gate bias and the D/S voltage have a particular control capability for the Fermi level in the channel. However, the pinning of the Fermi level at the Cu<sub>2</sub>O/HfO<sub>2</sub> interface is not effectively suppressed, which can be presumed from the relatively low saturation mobility, compared with the Hall mobility  $\sim 100 \text{ cm}^2/\text{V} \cdot \text{s}$  of the Cu<sub>2</sub>O film [7]. An inadequate saturation behavior is obviously found for the Cu<sub>2</sub>O/SiO<sub>2</sub> TFT at  $V_{GS} = -5$  V, indicating an incomplete pinchoff of the channel layer, which should be ascribed to the high gate-leakage current. Moreover, the TFTs show current crowding in the low  $V_{GS}$  region, which implies high resistivity of the S/D contact [12]. The width-normalized  $R_{SD}$  is roughly estimated to be




Fig. 4. Evolution of the transfer-characteristic curves after gate-bias-voltage stressing for  $\text{Cu}_2\text{O}$  TFTs with the  $\text{HfO}_2/\text{SiO}_2$ -stacked gate dielectric and the  $\text{SiO}_2$  gate dielectric, respectively. Stressing conditions:  $V_{GS} = 10$  V,  $V_{DS} = 4$  V, and stressing duration = 3600 s. The inset is the schematic diagram for the stressing test.

1100–1300  $\Omega\text{cm}$ , which is too high to avoid the kink current in the low-gate-voltage region. Relevant studies on reducing the contact resistance by inserting a high conductive interlayer between the S/D metal electrode and the  $\text{Cu}_2\text{O}$  channel are underway.

Fig. 4 shows the gate-bias stressing stability of the  $\text{Cu}_2\text{O}$  TFTs. The measurement is performed at room temperature in air, with  $V_{DS} = 4$  V, and stressing duration = 3600 s. The gate-bias stressing condition is  $V_{GS}$  at 10 V, and a positive gate bias is applied to set the TFT in the OFF state [13]. 10 V is selected to ensure that the  $\text{HfO}_2$  and  $\text{SiO}_2$  layers are all under the breakdown field [14]. The inset in Fig. 4 is the schematic diagram for the stressing stability test of the  $\text{Cu}_2\text{O}$  TFTs. After stress, the transfer characteristics of the transistors are recorded at a D/S voltage of 4 V by sweeping the gate bias from  $-5$  to  $5$  V, whereas the source electrode is grounded. For all TFTs, the transfer curve shifts in the negative direction after stressing, but the slope of the transfer curve does not show a large difference indicating that the shift after stress can be mainly ascribed to the change in the threshold voltage  $\Delta V_{TH}$ , whereas the creation of electron trapping states at the channel/gate-dielectric interface after the gate-bias stressing can be neglected. The  $\text{Cu}_2\text{O}$  TFTs with a  $\text{HfO}_2/\text{SiO}_2$  gate stack and with only  $\text{SiO}_2$  show an initial  $V_{TH}$  value of 0.3 and 1.2 V, respectively. The value of  $\Delta V_{TH}$  for the  $\text{Cu}_2\text{O}/\text{HfO}_2/\text{SiO}_2$  and  $\text{Cu}_2\text{O}/\text{SiO}_2$  TFTs is about 1.4 and 2.2 V, respectively, indicating that the trap states density located at the  $\text{Cu}_2\text{O}/\text{SiO}_2$  interface or in the  $\text{SiO}_2$  layer is higher than at the  $\text{Cu}_2\text{O}/\text{HfO}_2$  interface or in the  $\text{HfO}_2$  layer.

Thus, it can be suggested that the  $\text{Cu}_2\text{O}$  TFT with the  $\text{HfO}_2/\text{SiO}_2$ -stacked dielectric has significantly improved interface properties and thus effectively enhanced saturation mobility. The  $\text{Cu}_2\text{O}/\text{HfO}_2/\text{SiO}_2$  TFT shows higher saturation mobility and a larger ON–OFF current ratio than those reported in [1] and [4]. The mobility and the ON–OFF current ratio of the present TFT are slightly lower than our previous results [7]. However, the  $\text{Cu}_2\text{O}/\text{HfO}_2/\text{SiO}_2$  TFT demonstrates distinct improvements in output characteristics, subthreshold swings, and gate-bias stressing stability.

#### IV. CONCLUSION

In summary,  $\text{Cu}_2\text{O}$  and  $\text{HfO}_2$  high- $k$  gate-dielectric films are grown by PLD and then used to fabricate  $\text{Cu}_2\text{O}$  MOS capacitors and TFTs. The MOS capacitors with a  $\text{HfO}_2/\text{SiO}_2$ -stacked gate dielectric show superior electrical properties, such as low interface-state density and small gate-leakage current. Bottom-gate  $\text{Cu}_2\text{O}$  TFTs with a  $\text{HfO}_2/\text{SiO}_2$ -stacked gate dielectric exhibit good output and transfer characteristics, yielding sixfold hole mobility enhancement when compared with that of the  $\text{SiO}_2$  gate dielectric. Nevertheless, Fermi-level pinning at the interface and drain-current crowding in the low-voltage region are not effectively suppressed in this paper. It is expected that the optimum conditions for the fabrication of  $\text{Cu}_2\text{O}$  TFTs can be obtained by reducing the S/D contact resistance (by inserting a highly conductive interlayer between the metal electrode and the active channel) and improving the quality of the  $\text{Cu}_2\text{O}$  film and the channel/gate-dielectric interface. As a result, the performance of the  $\text{Cu}_2\text{O}$  TFTs can be probably enhanced to a commercially usable level.

#### ACKNOWLEDGMENT

The authors would like to thank Prof. P. T. Lai from the University of Hong Kong for the beneficial discussion and J. Wei, Y. Liu, and several other coworkers for their technical support.

#### REFERENCES

- [1] E. Fortunato, V. Figueiredo, P. Barquinha, E. Elamurugu, R. Barros, G. Goncalves, S.-H. K. Park, C.-S. Hwang, and R. Martins, "Thin-film transistors based on  $p$ -type  $\text{Cu}_2\text{O}$  thin films produced at room temperature," *Appl. Phys. Lett.*, vol. 96, no. 19, p. 192 102, May 2010.
- [2] H. Raebiger, S. Lany, and A. Zunger, "Origins of the  $p$ -type nature and cation deficiency in  $\text{Cu}_2\text{O}$  and related materials," *Phys. Rev. B, Condens. Matter*, vol. 76, no. 4, p. 045 209, Jul. 2007.
- [3] M. A. Rafea and N. Roushdy, "Determination of the optical band gap for amorphous and nanocrystalline copper oxide thin films prepared by SILAR technique," *J. Phys. D, Appl. Phys.*, vol. 42, no. 1, p. 015 413, Jan. 2009.
- [4] B. S. Li, K. Akimoto, and A. Shen, "Growth of  $\text{Cu}_2\text{O}$  thin films with high hole mobility by introducing a low-temperature buffer layer," *J. Cryst. Growth*, vol. 311, no. 4, pp. 1102–1105, Feb. 2009.
- [5] K. Matsuzaki, K. Nomura, H. Yanagi, T. O. Kamiya, M. Hirano, and H. Hosono, "Epitaxial growth of high mobility  $\text{Cu}_2\text{O}$  thin films and application to  $p$ -channel thin film transistor," *Appl. Phys. Lett.*, vol. 93, no. 20, p. 202 107, Nov. 2008.
- [6] X. Zou, G. J. Fang, L. Y. Yuan, N. S. Liu, H. Long, and X. Z. Zhao, "Fabrication and electrical properties of metal–oxide semiconductor capacitors based on polycrystalline  $p$ - $\text{Cu}_x\text{O}$  and  $\text{HfO}_2/\text{SiO}_2$  high- $k$  stacked dielectric," *Thin Solid Films*, vol. 518, no. 15, pp. 4446–4449, May 2010.
- [7] X. Zou, G. J. Fang, L. Y. Yuan, M. Y. Li, W. J. Guan, and X. Z. Zhao, "Top-gate low-threshold voltage  $p$ - $\text{Cu}_2\text{O}$  thin-film transistor grown on  $\text{SiO}_2/\text{Si}$  substrate using a high- $k$   $\text{HfON}$  gate dielectric," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 827–829, Aug. 2010.
- [8] L. Pereira, P. Barquinha, E. Fortunato, R. Martins, D. Kang, C. J. Kim, H. Lim, I. Song, and Y. Park, "High  $k$  dielectrics for low temperature electronics," *Thin Solid Films*, vol. 516, no. 7, pp. 1544–1548, Feb. 2008.
- [9] L. Pereira, P. Barquinha, G. Goncalves, A. Vila, A. Olzersky, J. Morante, E. Fortunato, and R. Martins, "Sputtered multicomponent amorphous dielectrics for transparent electronics," *Phys. Stat. Sol. (A)—Appl. Mater. Sci.*, vol. 206, no. 9, pp. 2149–2154, Sep. 2009.
- [10] J. P. Xu, P. T. Lai, C. X. Li, X. Zou, and C. L. Chan, "Improved electrical properties of germanium MOS capacitors with gate dielectric grown in wet-NO ambient," *IEEE Electron Device Lett.*, vol. 37, no. 6, pp. 439–441, Jun. 2006.

- [11] L. M. Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes," *Solid State Electron.*, vol. 5, no. 5, pp. 285–299, Sep./Oct. 1962.
- [12] A. Sato, K. Abe, R. Hayashi, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "Amorphous In–Ga–Zn–O coplanar homojunction thin-film transistor," *Appl. Phys. Lett.*, vol. 94, no. 13, p. 133 502, Mar. 2009.
- [13] K.-B. Park, J.-B. Seon, G. H. Kim, M. Yang, B. Koo, H. J. Kim, M.-K. Ryu, and S.-Y. Lee, "High electrical performance of wet-processed indium zinc oxide thin-film transistors," *IEEE Electron Device Lett.*, vol. 31, no. 4, pp. 311–313, Apr. 2010.
- [14] B. H. Lee, C. Y. Kang, R. Choi, H.-D. Lee, and G. Bersuker, "Stress field analysis to understand the breakdown characteristics of stacked high- $k$  dielectric," *Appl. Phys. Lett.*, vol. 94, no. 16, p. 162 904, Apr. 2009.



**Xiao Zou** received the Ph.D. degree from Huazhong University of Science and Technology, Wuhan, China, in 2007.

During his doctoral years, he worked on Ge-based metal-oxide-semiconductor devices with emphasis on high- $k$  gate dielectrics. Since 1994, he has been with Jiangnan University, Wuhan, where he is currently an Associate Professor. In 2009, He became a Postdoctoral Fellow with the School of Physics and Technology, Wuhan University, Wuhan. His current research interests include high- $k$  gate dielectrics and their reliability and thin-film transistors and their modeling and simulation.



**Guojia Fang** received the Ph.D. degree in physical electronics from Huazhong University of Science & Technology, Wuhan, China, in 2001.

In 1996–1997, he was a Research Associate with the Department of Electrical & Electronic Engineering, Imperial College London, London, U.K. From 2001 to 2003, he was a Postdoctoral Associate with the Department of Electronic Engineering, Tsinghua University, Beijing, China. From 2003 to 2004, he was a Visiting Professor with the Department of Electrical and Electronic Engineering, Imperial College London. Since 2003, he has been with Wuhan University, Wuhan, where he is currently a Professor. He is the author or coauthor of more than 100 publications. His current research interests include photovoltaic devices, metal-oxide-semiconductor thin-film transistors, light-emitting and photo-detecting diodes, field electron emission displays, and related devices.

**Jiawei Wan**, photograph and biography not available at the time of publication.

**Xun He**, photograph and biography not available at the time of publication.

**Haoning Wang**, photograph and biography not available at the time of publication.

**Nishuang Liu**, photograph and biography not available at the time of publication.

**Hao Long**, photograph and biography not available at the time of publication.

**Xingzhong Zhao**, photograph and biography not available at the time of publication.