Contents lists available at ScienceDirect

## Thin Solid Films



journal homepage: www.elsevier.com/locate/tsf

# Fabrication and electrical properties of metal-oxide semiconductor capacitors based on polycrystalline p-Cu<sub>x</sub>O and HfO<sub>2</sub>/SiO<sub>2</sub> high- $\kappa$ stack gate dielectrics

Xiao Zou<sup>a,b</sup>, Guojia Fang<sup>a,\*</sup>, Longyan Yuan<sup>a</sup>, Nishuang Liu<sup>a</sup>, Hao Long<sup>a</sup>, Xingzhong Zhao<sup>a</sup>

<sup>a</sup> Department of Electronic Science & Technology, School of Physical Science & Technology, Wuhan University, Wuhan, 430074, PR China

<sup>b</sup> Department of Electromachine Engineering, Jianghan University, Wuhan, 430056, PR China

#### ARTICLE INFO

Article history: Received 21 August 2009 Received in revised form 20 January 2010 Accepted 4 February 2010 Available online 11 February 2010

Keywords: Metal-oxide-semiconductor capacitor Pulsed laser deposition Copper oxide Hafmium dioxide Annealing X-ray diffraction X-ray photoelectron spectroscopy

### ABSTRACT

Polycrystalline *p*-type Cu<sub>x</sub>O films were deposited after the growth of HfO<sub>2</sub> dielectric on Si substrate by pulsed laser deposition, and Cu<sub>x</sub>O metal-oxide-semiconductor (MOS) capacitors with HfO<sub>2</sub>/SiO<sub>2</sub> stack gate dielectric were primarily fabricated and investigated. X-ray diffraction and X-ray photoelectron spectroscopy were applied to analyze crystalline structure and Cu<sup>+</sup>/Cu<sup>2+</sup> ratios of Cu<sub>x</sub>O films respectively. SiO<sub>2</sub> interlayer formed between the high- $\kappa$  dielectric and substrate was estimated by the transmission electron microscope. Results of electrical characteristic measurement indicate that the permittivity of HfO<sub>2</sub> is about 22, and the gate leakage current density of MOS capacitor with 11.3 nm HfO<sub>2</sub>/SiO<sub>2</sub> stack dielectrics is ~10<sup>-4</sup> A/cm<sup>2</sup>. Results also show that the annealing in N<sub>2</sub> can improve the quality of Cu<sub>x</sub>O/HfO<sub>2</sub> interface and thus reduce the gate leakage density.

© 2010 Elsevier B.V. All rights reserved.

## 1. Introduction

The copper oxide thin films are widely researched due to their potential applications in modern technology. Two crystalline forms of cuprous oxide (Cu<sub>2</sub>O) and cupric oxide (CuO) exist together generally. Cu<sub>2</sub>O is an oxide semiconductor with a direct band gap of 2.0–2.6 eV and a cubic crystal structure [1]. CuO have a low direct bandgap of 1.2–1.4 eV [2], and its crystal structure is monoclinic. Cu<sub>2</sub>O and CuO can be controlled by the oxidation–reduction process during deposition or post deposition annealing [3]. Different techniques such as electrodeposition [4], thermal evaporation [5], thermal oxidation [6], radio frequency magnetron sputtering [7], pulsed laser deposition [8], and molecular beam epitaxy [9] have been used for the growth of copper oxide thin films.

Copper oxides attract much interest for the fabrication of optoelectronic devices, such as visible photodetector [10] and transistors [6,11–13], especially for transistors due to its unique *p*-type property. However, the gate dielectrics of obtained transistors are SiO<sub>2</sub> and Al<sub>x</sub>O, and the thicknesses of dielectrics are all above 150 nm [11–13], in order to adapt the higher packing densities and less power consumption, device dimension should be scaled down, high- $\kappa$  gate dielectrics have to be utilized to decrease gate leakage. Inspiring by the deposition of high- $\kappa$  gate dielectrics, such as ZrO<sub>2</sub> [14]

and HfO<sub>2</sub> [15] on Si or Ge substrate, Cu<sub>x</sub>O/HfO<sub>2</sub>/SiO<sub>2</sub>/ $p^+$  Si inverted MOS capacitors with  $p^+$  Si as back gate were fabricated in this work. The experimental results exhibited good performances for MOS device, such as small physical thickness, high permittivity of gate dielectric, and low gate leakage current density.

### 2. Experimental details

Substrate used was  $p^+$  silicon wafer (100) with  $10 \text{ mm} \times 10 \text{ mm} \times 0.5 \text{ mm}$ . The wafer was cleaned using the standard RCA technique. The oxide layer on silicon surface was removed by diluted HF solution. Pulsed laser deposition (PLD) was applied to prepare films, using a KrF excimer laser, wavelength was 248 nm, pulse duration was ~ 20 ns, pulse frequency was 7 Hz, and laser power density at the target surface was 2 mJ/cm<sup>2</sup>. The laser beam was focused onto a rotating target at a 45° angle of incidence. The target was about 50 mm from the substrate which was put onto a rotating holder to improve the uniformity of the film. Prior to the deposition, the chamber was vacuumed to the based pressure of  $1 \times 10^{-4}$  Pa. The high- $\kappa$  HfO<sub>2</sub> dielectric was first deposited on Si substrate in pure O<sub>2</sub> with a ceramics HfO<sub>2</sub> target having a purity of 99.99%, and substrate was kept at room temperature. Subsequently, Cu<sub>x</sub>O film was *in situ* deposited on HfO<sub>2</sub>/silicon at substrate temperature 700 °C, with a Cu metal target (4 N), and an oxygen partial pressure of 0.6 Pa [13]. The deposition rate as well as the nominal film thickness was monitored with a quartz crystal thickness monitor (TM-400, Maxtek, USA). The thicknesses of Cu<sub>x</sub>O film and HfO<sub>2</sub> film are about 120 nm and 9 nm

<sup>\*</sup> Corresponding author. Tel.: +86 27 87642784; fax: +86 27 68752569. *E-mail address*: gjfang@whu.edu.cn (G. Fang).

<sup>0040-6090/\$ –</sup> see front matter S 2010 Elsevier B.V. All rights reserved. doi:10.1016/j.tsf.2010.02.015

respectively, which have been checked by a VASE Series Ellipsometer and good agreements have been obtained. In order to study the effects of annealing on device performance, one sample was annealed at 750 °C for 300 s in N<sub>2</sub> ambient with a flow rate of 100 ml/min. Finally, Al was thermally evaporated and patterned as contact electrode with an area of  $3.14 \times 10^{-4}$  cm<sup>2</sup>, and followed by forming-gas annealing at 300 °C for 20 min.

The X-ray diffraction (XRD) patterns were recorded with Bruker AXS X-ray diffractometer (D8 Advance) using Cu K $\alpha$  radiation at 40 kV and 40 mA.  $Cu^+/Cu^{2+}$  ratios of copper oxide films were measured by X-ray photoelectron spectroscopy (XPS, VG Multilab2000). The XPS analysis was performed with all peaks referenced to C 1s at 284.6 eV. Film surface morphologies were observed by atomic force microscopy (AFM, SPM-9500 J3, Shimadzu, Japan) in the Tapping Mode in air. Transmission electron microscopy (TEM) was employed to evaluate the thickness of SiO<sub>2</sub> layer. The model of the TEM machine was Philips Tecnai G2 20 STWIN with a maximum resolution of ~0.2 nm and an operating voltage of 200 kV. Preparation of a TEM sample was as follows: 1) two small pieces ( $\sim 2 \text{ mm} \times 6 \text{ mm}$ ) of a wafer were face-to-face pasted together with glue, and then one of the cross sections was polished by a grinding machine; 2) with the polished cross section facing down, the sample was stuck at the center of a copper ring with a 0.6 mm-diameter hole; 3) after the sample was grinded down to several microns thick, ion beam milling was used to further reduce the sample thickness to ~10 nm, which was critical for obtaining clear image. Lastly, the sample was placed into a TEM machine to take photo on its cross section. High-frequency (HF, 1 MHz) capacitance–voltage (C-V) characteristics were measured at room temperature using HP4294A precision LCR meter. Gate leakage current was measured by a Keithley 4200 precision semiconductor parameter analyzer, gate voltage was applied on the  $p^+$  Si back gate. All electrical measurements were carried out under a light-tight and electrically-shielded condition.

### 3. Results and discussion

The AFM images of the samples are shown in Fig. 1(a) and (b). The root main square roughness of the as-deposited copper oxide film is found to be 6.87 nm, and that of annealed sample is slightly smaller (4.51 nm), which probably suggests that the grains are distributed more uniformly by annealing due to increasing surface energy. Typical XRD patterns of copper oxide films are shown in Fig. 1(c). The diffraction peaks located at  $2\theta = 36.3^{\circ}$  and  $42.3^{\circ}$  correspond to (111) and (200) planes of cubic Cu<sub>2</sub>O phase (ICCD File: 05-0667; space group #224), the other diffraction peaks located at  $2\theta = 32.2^{\circ}$  and 35.3° belong to (110) and (ī11) planes of CuO with monoclinic phase (ICCD File: 45-0937; space group #15), and no obvious peak of Cu can be found, which denotes that the films are polycrystalline including compound of  $Cu^{2+}$  and  $Cu^+$ . The Cu  $2P_{3/2}$  core level was employed to investigate the presence of different oxidation states of copper. The Cu 2P<sub>3/2</sub> peak can be deconvoluted into two peaks [5], the XPS binding energy related to Cu<sub>2</sub>O is 933.4 eV, and the position of the peak that corresponded to CuO is 935.1 eV. The Cu<sup>+</sup>/Cu<sup>2+</sup> ratios obtained from the deconvolution of Cu 2P<sub>3/2</sub> peaks are roughly calculated as 52% and 63% for as-deposited and annealed samples respectively, which indicates that annealing in  $N_2$  can partly reduce  $Cu^{2+}$  to  $Cu^+$ . Maybe pure Cu<sub>2</sub>O can be obtained by further improving annealing conditions.

Fig. 2 shows the TEM images of the  $Cu_xO$  MOS capacitors with  $HfO_2/SiO_2$  stack gate dielectrics. Because the oxidization of silicon is inevitable, not only during deposition of  $HfO_2$  or  $Cu_xO$ , but also during annealing, what is more, residual  $O_2$  in  $N_2$  and/or in furnace chamber is sufficient to oxidization of silicon. Therefore, the dielectric layers for MOS capacitors are not lone  $HfO_2$ , it included  $SiO_2$  practically, as being described in the inset of Fig. 3.  $SiO_2$  interlayer between the high- $\kappa$  dielectric and silicon substrate is estimated from the TEM photo-



**Fig. 1.** AFM images of (a) as-deposited and (b) annealed copper oxide films prepared at 700 °C and 0.6 Pa O<sub>2</sub>, and (c) XRD pattern of the films.

graphs as 2.3 nm and 3.4 nm for as-deposited and annealed samples respectively.

Fig. 3 depicts the typical high-frequency (1 M Hz) *C*-*V* curves under dark condition for samples. The *C*-*V* curves indicate the *p*-type semiconductor behavior of Cu<sub>x</sub>O films, when a negative gate voltage is applied to capacitor, an accumulation layer of positive carriers (holes) was formed at the Cu<sub>x</sub>O semiconductor surface. Bulk and/or thin films Cu<sub>x</sub>O show an intrinsic *p*-type character due to the presence of copper vacancies introducing an acceptor level at about 0.3 eV above the valence band [16]. Cu<sub>x</sub>O is a compensated material with a compensation ratio  $N_A/N_D$  ( $N_A$  and  $N_D$  are the acceptor and donor densities respectively) between 1 and 10, the acceptor density estimated from the hole concentration *p*(*T*) curves (data not shown) is in the range of  $10^{14}-10^{15}$  cm<sup>-3</sup>. The calculation equation is as Eq. (1), Where  $N_A$  and  $N_D^+$  are the concentrations of acceptors and ionized donors, *E*<sub>A</sub> is the acceptor energy level, calculation details are according to Mattiga et al. [17]).

$$p(T) = -\frac{1}{2} \left( N_{\rm D}^+ + \frac{N}{e^{E_{\rm A}/kT}} \right) + \frac{1}{2} \sqrt{\left( N_{\rm D}^+ + \frac{N_{\rm V}}{e^{E_{\rm A}/kT}} \right)^2 + 4 \frac{N_{\rm V}}{e^{E_{\rm A}/kT}} (N_{\rm A} - N_{\rm D}^+)}.$$
(1)

As can be seen from Fig. 3, sweeping in both directions, small hysteresis is observed due to interface and near-interface trap densities and the mobile ions in dielectric. The trap states should be attributed to intrinsic defect of  $Cu_xO$  and/or reaction between Hf and Cu during the deposition of  $Cu_xO$  film. For annealed sample, the accumulation capacitance (gate dielectric capacitance,  $C_{ox}$ ) decreased slightly related to the increment of the thickness of SiO<sub>2</sub> during the annealing. It was also noticed that the  $V_{fb}$  is positive, which suggested that there is a significant negative oxide charge in the gate dielectric. And the  $V_{fb}$  shifts to the negative direction after anneal, indicating that annealing could suppress the negative oxide charge during the



Fig. 2. TEM images of (a) as-deposited and (b) annealed HfO<sub>2</sub>/SiO<sub>2</sub> stack gate dielectric on Si substrate.

thermal process by introducing positive oxide charges associated with N incorporation [18]. Negative oxide charges enhanced the accumulation of holes at the interface due to induce positive charges on the surface of the semiconductor channel. As reflected from the shift of the *C*-*V* curve, to realize the inversion of holes on the interface, a high positive voltage bias needs to be applied. The induction of positive charges on the surface also leads to the carrier scattering in the channel and thus degrade mobility. The oxide charge density  $Q_{\text{ox}}$  can be estimated as [19], where the  $\varphi_{\text{ms}}$  is the work–function difference between Al and  $p^+$  silicon,  $C_{\text{ox}}$  is the accumulation capacitance, and  $V_{\text{fb}}$  is the flatband voltage. Therefore, the oxide charge density is estimated to be  $1.2-1.5 \times 10^{13} \text{ cm}^{-2}$ .

The physical thickness ( $t_{ox}$ ) of gate dielectrics, capacitance equivalent thickness (CET), flatband voltage ( $V_{fb}$ ), and the interfacestate density ( $D_{it}$ ) extracted from the 1 M Hz C–V curves are listed in Table 1. Total physical thicknesses of stack dielectrics  $t_{ox}$  are 11.3 nm and 12.5 nm, respectively, measured by multiwavelength ellipsometer, in which the Cauchy model and light wavelengths ranging from 400 to 1000 nm were used to obtain the film thickness.  $CET = A \times \kappa_{SiO_2} \kappa_0 / C_{ox}$ , where  $\kappa_{SiO_2}$  and  $\kappa_0$  is the permittivity of SiO<sub>2</sub> and vacuum respectively.  $V_{fb}$  is determined from the flatband capacitance ( $C_{fb}$ ). Approximate  $D_{it}$  at midgap is extracted by the Terman method for comparison purpose only [20]. Obviously, the annealed sample has the smaller  $C_{ox}$ , and thus the larger CET, mainly



**Fig. 3.** High-frequency (1 MHz) *C*-*V* curves of as-deposited and annealed samples. The MOS structure is shown in the inset.

due to the increment of thickness of SiO<sub>2</sub> during annealing in N<sub>2</sub>. Higher  $D_{it}$ 's (~10<sup>12</sup> eV<sup>-1</sup> cm<sup>-2</sup>) are found for all samples, indicating a large amount of defects of Cu<sub>x</sub>O film and HfO<sub>2</sub>/Cu<sub>x</sub>O interface, because the *D*<sub>it</sub> is the combined effect of oxide charge, mobile ions, border trap charge, and/or near-interface defect charge near the Fermi level. This  $D_{\rm it}$  is of the same order of magnitude as the value of the MOS device with  $HfO_2$  on GaAs [21]. The annealed sample has a relatively low  $D_{it}$ than that of as-deposited sample, possibly results from the nitrogen incorporation into the films during annealing in N<sub>2</sub>, by reason of nitrogen incorporation in HfO<sub>2</sub> can suppress impurity penetration and improve interface quality [22]. The relative permittivity  $\kappa_{ox}$ 's of the gate stack dielectrics, as calculated by  $\kappa_{SiO_2} \times (t_{ox}/CET)$ , are listed in Table 1 too, the  $\kappa$  value of the annealed sample is lower than that of the as-deposited sample due to increased thickness of SiO<sub>2</sub> during annealing process. It should be noted that the permittivity  $\kappa_{ox}$  is the equivalent k value of dielectric and interlayer. Based on the formula of  $\kappa_{\text{ox}} = \kappa_{\text{SiO}_2} \times t_{\text{ox}} / \text{CET} = t_{\text{ox}} / (t_{\text{SiO}_2} / \kappa_{\text{SiO}_2} + t_{\text{HfO}_2} / \kappa_{\text{HfO}_2})$ , where  $\kappa_{\text{HfO}_2}$  is the permittivity of HfO<sub>2</sub> layer,  $t_{SiO_2}$  and  $t_{HfO_2}$  are physical thicknesses of SiO<sub>2</sub> and HfO<sub>2</sub> layers respectively,  $\kappa_{\rm HfO_2}$  can be calculated as ~22, which is slightly smaller than the  $\kappa$  value of HfO<sub>2</sub> on Ge (~25) reported by Dimoulas et al. [15], but higher than the result of HfO<sub>2</sub> on IGZO ( $\sim$ 18) reported by Nomaru et al [23], and far above that of HfO<sub>2</sub> on GaAs (~8.8) [21].

The gate leakage properties of samples have been shown in Fig. 4. The samples have gate leakage current of  $\sim 10^{-4}$  A/cm<sup>2</sup> at  $V_g = -1$  V (accumulation), which is of the same order of magnitude as that of MOS device with HfO<sub>2</sub> on ZnO ( $t_{ox} = 25$  nm, nearly double the thickness of our samples) [24], indicating super insulator properties of HfO<sub>2</sub>/SiO<sub>2</sub> stack gate dielectric. The leakage current of annealed sample is smaller than that of the as-deposited sample, obviously, which is ascribed to larger thickness of stack dielectric and better dielectric properties annealing in N<sub>2</sub> [25].

Table 1

Physical oxide thickness, gate-oxide capacitance, capacitance equivalent thickness, flatband voltage, interface-state density and equivalent permittivity of the samples.

Samples	$t_{\rm ox}~({\rm nm})$	$C_{\rm ox}~({\rm pF})$	CET (nm)	$V_{\rm fb}~({\rm V})$	$D_{\rm it}~({\rm cm^{-2}~eV^{-1}})$	Kox
As-deposited	11.3	289	3.74	2.63	$\begin{array}{c} 3.4\!\times\!10^{12} \\ 1.6\!\times\!10^{12} \end{array}$	11.8
Annealed	12.5	226	4.78	2.21		10.2



Fig. 4. Gate leakage current density as a function of gate voltage for as-deposited and annealed samples.

### 4. Conclusions

In summary, polycrystalline p-Cu<sub>x</sub>O film and high- $\kappa$  HfO<sub>2</sub> gate dielectric have been deposited on  $p^+$  Si substrate by PLD method. Results indicate that polycrystalline  $Cu_xO$  is a *p*-type semiconductor. And superior electrical properties of MOS capacitors have been achieved, such as physical thickness of stack dielectrics is about 12 nm, gate leakage current density is of ~ $10^{-4}$  A/cm<sup>2</sup> at V<sub>g</sub> = -1 V, equivalent  $\kappa$  value of dielectric is above 10. Experimental results also show that 750 °C annealing in N<sub>2</sub> can decrease the interface state density, and reduce gate leakage. However, higher Dit's of asdeposited and annealed sample reveal that further study is needed to improve the interface quality.

### Acknowledgements

This work is financially supported by the National High Technology Research and Development Program of China (2009AA03Z219), the China Postdoctoral Science Foundation (Grant No. 20090451064), the Special Fund of Ministry of Education for Doctor's Conferment Post (Grant No. 20070486015), and the Natural Science Foundation of Jiangsu Province (BK2009143). This work has benefited from technical support from several co-workers including Jianhua Wei and Yuping Liu.

#### References

- [1] M.A. Rafea, N. Roushdy, J. Phys. D: Appl. Phys. 42 (2009) 015413.
- N.A.M. Shanid, M.A. Khadar, Thin Solid Films 516 (2008) 6245.
- [3] V. Figueiredo, E. Elangovan, G. Goncalves, P. Barquinha, L. Pereira, N. Franco, E. Alves, R. Martins, E. Fortunato, Appl. Surf. Sci. 254 (2008) 3949.
- J. Morales, L. Sanchez, S. Bijani, L. Martinez, M. Gabas, J.R.R. Barreao, Electrochem. Solid State Lett. 8 (2005) A159. [5]
- M.F.A. Kuhaili, Vacuum 82 (2008) 623. I. Pallecchi, E. Bellingeri, L. Pellegrino, A.S. Siri, D. Marre, J. Phys. D: Appl. Phys. 41 [6]
- (2008) 125407.
- [7] A.S. Reddy, H.H. Park, V.S. Reddy, K.V.S. Reddy, N.S. Sarma, S. Kaleemulla, S. Uthanna, P.S. Reddy, Mater. Chem. Phys. 110 (2008) 397.
- [8] H. Tanaka, T. Shimakawa, T. Miyata, H. Sato, T. Minami, Thin Solid Films 469 (2004) 80
- K.P. Muthe, J.C. Vyas, S.N. Narang, D.K. Aswal, S.K. Gupta, D. Bhattacharya, R. Pinto, [9] G.P. Kothiyal, S.C. Sabharwal, Thin Solid Films 324 (1998) 37.
- [10] H.H. Huang, G.J. Fang, X.M. Mo, L.Y. Yuan, H. Zhou, M.J. Wang, H.B. Xiao, X.Z. Zhao, Appl. Phys. Lett. 94 (2009) 063512.
- H. Wu, D.D. Lin, W. Pan, Appl. Phys. Lett. 89 (2006) 133125. [11]
- L. Liao, B. Yan, Y.F. Hao, G.Z. Xing, J.P. Liu, B.C. Zhao, Z.X. Shen, T. Wu, L. Wang, J.T.L. [12] Thong, C.M. Li, W. Huang, T. Yu, Appl. Phys. Lett. 94 (2009) 113106.
- [13] K. Matsuzaki, K. Nomura, H. Yanagi, T.O. Kamiya, M. Hirano, H. Hosono, Appl. Phys. Lett. 93 (2008) 202107.
- S.K. Mandal, S. Charkraborty, C.K. Maiti, Microelectron. Eng. 81 (2005) 206. [14]
- A. Dimoulas, G. Mavrou, G. Velliantis, Appl. Phys. Lett. 86 (2005) 032908.
- H. Raebiger, S. Lany, A. Zunger, Phys. Rev. B 76 (2007) 045209. [16]
- A. Mittiga, F. Biccari, C. Malerba, Thin Solid Films 517 (2009) 2469.
- T. Hori, H. Iwasaki, Y. Naito, H. Esaki, IEEE Trans. Electron Devices, ED-34, 1987, [18] p. 2238.
- X. Zou, J.P. Xu, C.X. Li, P.T. Lai, Appl. Phys. Lett. 90 (2007) 163502. [19]
- [20]
- L.M. Terman, Solid State Electron. 5 (1962) 285. G.K. Dalapati, Y. Tong, W.Y. Loh, H.K. Mun, B.J. Cho, IEEE Trans. Electron Devices 54 [21] (2007) 1831
- [22] C.S. Kang, H.J. Cho, K. Onishi, R. Nieh, R. Choi, S. Gopalan, J.H. Han, J.C. Lee, Appl. Phys. Lett. 81 (2002) 2593
- [23] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, H. Hosono, Science 300 (2003) 1269
- [24] P.F. Carcia, R.S. Mclean, M.H. Reilly, Appl. Phys. Lett. 88 (2006) 123509.
- [25] H. Wang, Y. Wang, J. Feng, C. Ye, B.Y. Wang, H.B. Wang, Q. Li, Y. Jiang, A.P. Huang, Z.S. Xiao, Appl. Phys. A: Mater. Sci. Proc. 93 (2008) 681.